A Theory of Coding for Chipto-Chip Communication

Amin Shokrollahi

and the engineering team of Kandou





The Problem



Chip-to-Chip Communication







Abundant....

KANDOU BUS





Noise

KANDOU BUS







	Supercomputers	Data centers
Internal traffic in Giga- bits per second	1E+12	4E+11
Power in Mega-Watts	20000	8000

Multiply by 4 in every generation (~2 years) Very partially offset by Moore's law







"While CPU's doubled performance every two years, evolution from 1 GigE to 10GigE took 12 years, and WAN routers increased throughput only 4-fold during the same time period." [6]

Andy Bechtolsheim, 2012





Capacity







Channel is NOT Similar to....







Or any channel with a lot of "random" noise





Noise



Almost all noise is deterministic but resources are tight





Rule of Thousands

	Throughput	Energy/bit	Recovery time/bit
Wireless	Mbps	nJ	nano-second
Chip-to-Chip	Gbps	pJ	pico-second

Hardly any power or time to recover a transmitted bit





Differential Signaling



Transmits one bit per *a pair* of wires





Chordal Codes

Brief intro into theory



Chordal Codes

A (n, N)-chordal code (CC) is

- A finite subset $\mathcal{C} \subset [-1, +1]^n$, $|\mathcal{C}| = N$; Codewords (signals)
- A finite subset $\Lambda \subset \mathbb{R}^n \setminus \{0\}$; Comparators (central hyperplanes)
- And certain constraints. Operational constraints





Parameters

A (n, N)-chordal code (CC) is

- A finite subset $\mathcal{C} \subset [-1, +1]^n$, $|\mathcal{C}| = N$;
- A finite subset $\Lambda \subset \mathbb{R}^n \setminus \{0\};$
- And certain constraints.

(\mathcal{C}, Λ) is (n, N, I)-CC.

- n is called the number of wires
- $\log_2(N)/n$ is the *rate* or the *pin-efficiency* #bits per wire
- $|\Lambda|$ is called the *detection complexity*.





Electronics: Comparators

Efficient, High-Speed Electronic Circuits

Referenced comparators







Electronics: Comparators

Efficient, High-Speed Electronic Circuits





Geometry: Central Hyperplanes



- A MIC corresponds to a central hyperplane
- Each hyperplane subdivides space into two halves
- Each codeword should ideally lie on one side or another
- Not all codewords should lie on the same side







Transmission Chain



Chordal Codes



A (n, N)-chordal code (CC) is

- A finite subset $\mathcal{C} \subset [-1, +1]^n$, $|\mathcal{C}| = N$;
- A finite subset $\Lambda \subset \mathbb{R}^n \setminus \{0\};$

 $- \forall \lambda \in \Lambda$: $||\lambda||_1 = 2$. No gain

• $\forall c, c' \in \mathcal{C}, c \neq c', \exists \lambda \in \Lambda: \operatorname{sgn}(\langle \lambda, c \rangle \cdot \langle \lambda, c' \rangle) = -1.$ Unique MIC signature Distinguishability



First Bound

Given n and $|\Lambda|$, determine the largest N. What is the largest rate for a given detection complexity?

$$N \le \sum_{i=0}^{n-1} \binom{|\Lambda|}{i} (1 + (-1)^{n-1-i})$$

Zaslavsky's Formula for the max number of chambers of an arrangement of central hyperplanes





Unbounded Rate



$|\Lambda| = cn \implies \text{Rate} \sim 1 + \log_2(c)$

But:

- Asymptotic results are not really relevant
- Didn't take into account noise





Small Chambers Susceptibility to Noise







Noise: Common Mode



• Bad for signal integrity

- Common mode should be rejected at receiver Means that comparators should evaluate to 0 on vector (1,1,1,...,1)
- Codewords should have no common mode component
 Common mode component is along vector (1,1,1,...,1)
 Means that the sum of the values on the wires should be constant.





Noise: Inter-Symbol Interference



Leads to errors





Geometric Interpretation







Chordal Codes

- A (n, N)-chordal code (CC) is
 - A finite subset $\mathcal{C} \subset [-1, +1]^n$, $|\mathcal{C}| = N$;
 - A finite subset $\Lambda \subset \mathbb{R}^n \setminus \{0\};$

 $- \forall \lambda \in \Lambda$: $||\lambda||_1 = 2.$

• $\forall c, c' \in \mathcal{C}, c \neq c', \exists \lambda \in \Lambda: \operatorname{sgn}(\langle \lambda, c \rangle \cdot \langle \lambda, c' \rangle) = -1.$

 $H := \{ (x_1, \dots, x_n) \in \mathbb{R}^n \mid \sum_i x_i = 0 \}.$

A (n, N, I)-chordal code (CC) is

- A finite subset $\mathcal{C} \subset [-1,+1]^n \cap H$, $|\mathcal{C}| = N$.
- A finite subset $\Lambda \subset H$, Common mode resilience

 $-\forall \lambda \in \Lambda$: $||\lambda||_1 = 2.$

Such that

• $\forall c, c' \in \mathcal{C}, c \neq c', \exists \lambda \in \Lambda: \operatorname{sgn}(\langle \lambda, c \rangle \cdot \langle \lambda, c' \rangle) = -1.$ • $\forall \lambda \in \Lambda, c, c' \in \mathcal{C}: \frac{|\langle \lambda, c \rangle|}{|\langle \lambda, c' \rangle|} \leq I.$ ISI resilience



Parameters

 $H := \{ (x_1, \dots, x_n) \in \mathbb{R}^n \mid \sum_i x_i = 0 \}.$ A (n, N, I)-chordal code (CC) is • A subset $\mathcal{C} \in [-1, +1]^n \cap H, |\mathcal{C}| = N.$ • A subset $\Lambda \in H \cap L_2, \forall \lambda \in \Lambda$: $||\lambda||_2 = 2.$ Such that • $\forall c, c' \in \mathcal{C}, c \neq c', \exists \lambda \in \Lambda$: $\operatorname{sgn}(\langle \lambda, c \rangle \cdot \langle \lambda, c' \rangle) = -1.$ • $\forall \lambda \in \Lambda, c, c' \in \mathcal{C}$: $\frac{|\langle \lambda, c \rangle|}{|\langle \lambda, c' \rangle|} \leq I.$

(\mathcal{C}, Λ) is (n, N, I)-CC.

- n is called the number of wires
- $\log_2(N)/n$ is the *rate* or the *pin-efficiency* #bits per wires
- $|\Lambda|$ is called the *detection complexity*. The fewer comparators the better (for power/area)
- I is called the *ISI-ratio* (if equality holds for some λ, c, c'). Small / means better resilience to ISI

—— Ali Hormati [14,15]



Fundamental Problem



Given n and N, determine smallest I such that there is a (n, N, I)-CC. Alternatively

Given n and I, determine largest N such that there is a (n, N, I)-CC.





Examples Differential Signaling

$$\mathcal{C} = \{(1, -1), (-1, 1)\}$$
$$\Lambda = \{(1, -1)\}$$



ISIR = 1 (2,2,1)-CC

KANDOU BUS

 $\begin{aligned} H &:= \{ (x_1, \dots, x_n) \in \mathbb{R}^n \mid \sum_i x_i = 0 \\ & \text{A} (n, N, I) \text{-chordal code (CC) is} \\ & \bullet \text{A finite subset } \mathcal{C} \subset [-1, +1]^n \cap H, \ |\mathcal{C}| = N. \\ & \bullet \text{A finite subset } \Lambda \subset H, \\ & -\forall \lambda \in \Lambda : \ ||\lambda||_1 = 2. \end{aligned}$ Such that $\bullet \forall c, c' \in \mathcal{C}, \ c \neq c', \ \exists \lambda \in \Lambda : \ \text{sgn}(\langle \lambda, c \rangle \cdot \langle \lambda, c' \rangle) = -1. \\ & \bullet \forall \lambda \in \Lambda, c, c' \in \mathcal{C} : \ \frac{|\langle \lambda, c \rangle|}{|\langle \lambda, c' \rangle|} \leq I. \end{aligned}$







Examples 3 Wires

 $\mathcal{C} = \{(1, 0, -1), (1, -1, 0), (0, 1, -1), (0, -1, 1), (-1, 0, 1), (-1, 1, 0)\}$ $\Lambda = \{(1, 0, -1), (1, -1, 0), (0, 1, -1)\}$



ISIR = 2 (3,6,2)-CC

KANDOU BUS





- (\mathcal{C}, Λ) is (n, N, I)-CC.
 - $I \geq 1$. Obvious
 - $|\Lambda| \geq \log_2(N)$. Every comparator gives at most one bit of information

KANDOU BUS



Constructions

Some, not all....



Tampering Process

What if sum of coordinates is not zero?

Start with any set of codewords and comparators.

- Construct $(n-1) \times n$ -matrix with
 - All rows orthogonal
 - Row-sum = 0 for all rows
- $c \in \mathcal{C} : c \cdot A$.
- $\lambda \in \Lambda : \lambda \cdot A$.

Tampering process











Linear Chordal Codes

Scaling, so coordinates are between ±1

Apply tampering process to

- Vertices of the hypercube and
- The coordinate axes.

$$C = \frac{1}{m} (\pm 1, \pm 1, \dots, \pm 1) \cdot A$$
$$\Lambda = \text{scaled versions of rows of } A$$

$$\mathcal{C} = (\pm 1) \cdot (1, -1)$$
$$\Lambda = \{(1, -1)\}$$
Differential

ENRZ





Optimal Chordal Codes

$$H := \{(x_1, \dots, x_n) \in \mathbb{R}^n \mid \sum_i x_i = 0\}.$$

A (n, N, I) -chordal code (CC) is
• A finite subset $\mathcal{C} \subset [-1, +1]^n \cap H$, $|\mathcal{C}| = N$.
• A finite subset $\Lambda \subset H$,
 $-\forall \lambda \in \Lambda$: $||\lambda||_1 = 2$.
Such that
• $\forall c, c' \in \mathcal{C}, c \neq c', \exists \lambda \in \Lambda$: $\operatorname{sgn}(\langle \lambda, c \rangle \cdot \langle \lambda, c' \rangle) = -1$.
• $\forall \lambda \in \Lambda, c, c' \in \mathcal{C}$: $\frac{|\langle \lambda, c \rangle|}{|\langle \lambda, c' \rangle|} \leq I$.

- For all $n \ge 2$ there exists $(n, 2^{n-1}, 1)$ -CC with n-1 comparators.
- If (\mathcal{C}, Λ) is (n, N, 1)-CC, then $N \leq 2^{n-1}$.
- Optimal number of comparators
- Optimal number of codewords



Examples



Phantom







Other ISI Ratios

- Conjecture: (n, N, I)-CC $\implies N \leq (1+I)^{n-1}$.
- Max rate $\leq \log_2(1+I)$
- Can show rate $\sim \log_2(1+I)$ for integer *I*.





Construction Methods Relaxation

- Define stripe around every hyperplane
 - Codewords inside a stripe are "inactive" for that hyperplane (and vice versa)
 - Codewords outside stripe are "active" for that hyperplane (and vice versa)
- Any two codewords are separated by at least one active hyperplane
- For ISI-ratio only active hyperplanes are considered





Relaxation



• ISI-ratio without relaxation = ∞





Example Permutation Modulation Codes

- Take a vector $v \in [-1, +1]^n \cap H$.
- Codebook is the orbit of v under S_n (coordinate permutations)
- Comparators are all "pairwise comparators" $e_i e_j$, $1 \le i < j \le n$.



David Slepian [33]

- Rediscovered for chip-to-chip communication by many companies/individuals
- Relaxation: incident codewords and hyperplanes are inactive
- Many comparators....
- [7], [22], [25], [26], [36], [39], and many others



Example Maximal Rate

• Fix integer ISI-ratio I.

ANDOU BUS

- Alphabet is equidistant of size I + 1.
- Vector v has $\sim n/(I+1)$ coordinates equal to any given alphabet element.
- Take PM code generated by v.

Rate =
$$\frac{1}{n} \log_2 \left(\frac{n}{\frac{1}{I+1}, \frac{n}{I+1}, \dots, \frac{n}{I+1}} \right) = \log_2(1+I) - o(1)$$





Example

What is the best ISI-ratio for n = 4, N = 16?

Best result so far: 2.38933, 11 comparators not practical





How it was Obtained

What point set should we start with???





Spherical code of size 16 in three dimensions Calculate all the bisectors between pairs of points.

Apply relaxation procedure to points and bisectors to obtain best ISI ratio and smallest number of separating hyperplanes

Multiply result with a tampering matrix to project to a chordal code in four dimensions. In this example, the Hadamard matrix is used





Other Examples

Archimedean bodies



Spherical codes

(0.735, 0.404, 0.543)	(0.425, 0.442, -0.789)
(-0.317, 0.470, -0.823)	(0.200, -0.776, -0.597)
(0.052, 0.928, -0.367)	(-0.956, -0.286, -0.055)
(0.707, -0.234, -0.666)	(0.039, -0.162, -0.986)
(0.723, -0.686, -0.075)	(0.068, -0.992, 0.101)
(0.084, -0.644, 0.759)	(0.999, 0.003, -0.025)
(0.738, -0.338, 0.582)	(-0.659, -0.183, -0.729)
(-0.468, -0.158, 0.869)	(0.717, 0.680, -0.147)
(-0.497, -0.797, -0.340)	(-0.560, -0.726, 0.397)
(-0.489, 0.860, 0.139)	(-0.864, 0.281, 0.417)
(0.238, 0.0521, 0.969)	(-0.858, 0.402, -0.316)
(0.238, 0.0521, 0.969)	(-0.858, 0.402, -0.316)
(0.220, 0.907, 0.357)	(-0.277, 0.555, 0.780)

Permutation modulation codes of type II

$(1 \sqrt{2} - 1 \sqrt{2} - 1)$	$(-1 \sqrt{2} - 1 \sqrt{2} - 1)$
$(1, \sqrt{2}, 1, \sqrt{2}, 1)$ $(1, \sqrt{2}, 1, \sqrt{2}, 1)$	$(1, \sqrt{2}, 1, \sqrt{2}, 1)$ $(1, \sqrt{2}, 1, \sqrt{2}, 1)$
$(1, -\sqrt{2} - 1, \sqrt{2} - 1)$	$(-1, -\sqrt{2} - 1, \sqrt{2} - 1)$
$(1, \sqrt{2} - 1, -\sqrt{2} - 1)$	$(-1, \sqrt{2} - 1, -\sqrt{2} - 1)$
$(1, -\sqrt{2} - 1, -\sqrt{2} - 1)$	$(-1, -\sqrt{2} - 1, -\sqrt{2} - 1)$
$(\sqrt{2}-1, 1, \sqrt{2}-1)$	$(-\sqrt{2}-1,1,\sqrt{2}-1)$
$(\sqrt{2}-1, -1, \sqrt{2}-1)$	$(-\sqrt{2}-1,-1,\sqrt{2}-1)$
$(\sqrt{2}-1, 1, -\sqrt{2}-1)$	$(-\sqrt{2}-1, 1, -\sqrt{2}-1)$
$(\sqrt{2}-1, -1, -\sqrt{2}-1)$	$(-\sqrt{2}-1,-1,-\sqrt{2}-1)$
$(\sqrt{2}-1,\sqrt{2}-1,1)$	$(-\sqrt{2}-1,\sqrt{2}-1,1)$
$(\sqrt{2}-1, -\sqrt{2}-1, 1)$	$(-\sqrt{2}-1, -\sqrt{2}-1, 1)$
$(\sqrt{2}-1,\sqrt{2}-1,-1)$	$(-\sqrt{2}-1,\sqrt{2}-1,-1)$
$(\sqrt{2}-1, -\sqrt{2}-1, -1)$	$(-\sqrt{2}-1, -\sqrt{2}-1, -1)$

 $(12, 4, (1+\sqrt{5})/2) - CC$ 15 comparators

ANDOU BUS

(24, 4, 2.69) - CC48 comparators $(24, 4, \sqrt{2} + 1) - CC$ 9 comparators



State of Affairs

Exact code values are widely unknown except for n = 2.

- Even for case of ISI-ratio 1 under relaxation
 - Does there exist a $(n, > 2^{n-1}, 1)$ -CC under relaxation?
- Good idea about the case n = 3, but otherwise...



References

[1] A. Abbasfar, "Generalized differential vector signaling," Proc. of the ICC, pp. 1-5, 2009.

[2] A. Abbasfar, "Simplified receiver for use in communication systems," U.S. patent no. 8,159,375

[3] A. Amirkhany, "Multi-carrier signaling for high speed electrical links," Ph.D. Thesis, Stanford University, 2008. (http://vlsiweb.stanford.edu/people/alum/pdf/ 0803_AmirAmirkhany_Analog_Multitone_Links.pdf)

[4] A. Amirkhany, A. Abbasfar, V. Stojanovic, and M.A. Horowitz, "Practical limits of multi-tone signaling over high-speed backplane electrical links," Proc. Of the ICC, pp. 2693–2698, 2007.

[5] A. Amirkhany, K. Kaviani, A. Abbasfar, F. Shuaeb, W. Beyene, C. Hoshino, C. Madden, K. Chang, and C. Yuan, "A 4.1pJ/b 16Gb/s Coded Differential Bidirectional Parallel Electrical Link," ISSCC 2012, pp. 138-140.

[6] A. Bechtolsheim, "Moore's law and networking," North American Network Operator's Group (NANOG) meeting, 2012. (https://www.nanog.org/meetings/nanog55/ presentations/Monday/ Bechtolsheim.pdf)

[7] D.M. Chiarulli, J.D. Bakos, J.R. Martin, and S.P. Levitan, "Area, power, and pin efficient bus transceiver using multi-bit-differential signaling," IEEE International Symposium on Circuits and Systems, pp. 1662–1665, 2005.

[8] H. Cronie and A. Shokrollahi, "Orthogonal differential vector signaling," U.S. Patent application no. 12/784414.





[9] H. Cronie, A. Shokrollahi, and A. Tajalli, "Methods and systems for noise resilient, pinefficient and low-power communications with sparse signaling codes," U.S. Patent no. 8,649,445.

[10] K. Fukuda, H. Yamashita, G. Ono, R. Nemoto, N. Masuda, T.Takemoto, F. Yui, and T. Saito, "A 12.3-mW 12.5-Gb/s complete transceiver in 65-nm CMOS process," IEEE J. Solid State Circuits, 45, 2010.

[11] K. Gharibdoust, A. Tajalli, and Y. Leblebici, "A 7.5 mW 7.5 Gb/s mixed NRZ/multi- tone serial- data transceiver for multi-drop memory interfaces in 40nm CMOS," ISSCC 2015, pp. 1–3, 2015.

[12] M. Harwood et al., "A 12.5 Gb/s SerDes in 65nm CMOS using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery", ISSCC 2007, pp. 436-439.

[13] A. Healey and C. Morgan, "A comparison of 25 Gbps NRZ & PAM-4 Modulation used in legacy & premium backplane channels," DesignCon 2012.

[14] A. Hormati, A. Shokrollahi, and R. Ulrich, "Method and apparatus for low power chipto-chip communications with constrained ISI-ratio," U.S. Patent application no. 14/612241.

[15] A. Hormati and A. Shokrollahi, "ISI tolerant signaling: a comparative study of PAM4 and ENRZ," DesignCon 2016.

[16] A. Hormati, A. Tajalli, Ch. Walter, K. Gharibdoust, and A. Shokrollahi, " A Versatile Spectrum Shaping Scheme for Communicating Beyond Notches in Multi- Drop Interfaces," DesignCon 2016.





[17] S.A. Ibrahim and B. Razavi, "Design requirements of 20-Gb/s serial links using multi-tone signaling," ISSCC 2009, pp. 1–4.

[18] J. Lee, M. Chen, and H. Wang, "Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data", *JSSC*, vol. 43, no . 9, 2008.

[19] F.J. MacWilliams and N.J.A. Sloane. "The Theory of Error-Correcting Codes." North-Holland, 1988.

[20] M. Mansuri, J.E. Jaussi, J.T. Kennedy, T. Hsueh, S. Shekhar, G. Balamurugan, F. O'Mahony, C. Roberts, R. Mooney, and B. Casper, "A scalable 0.128-to-1Tb/s 0.8-to-2.6pJ/b 64-lane parallel I/O in 32nm CMOS," ISSCC 2013, pp. 402–403.

[21] A. Nazemi, Kangmin Hu, B. Catli, Delong Cui, U. Singh, T. He, Zhi Huang, Bo Zhang, A. Momtaz, and J. Cao, "A 36Gb/s PAM4 transmitter using an 8b 18GS/s DAC in 28nm CMOS," ISSCC 2015, pp. 58–60.

[22] D. Oh, F. Ware, J.-H. Kim, A. Abbasfar, J. Wilson, L. Luo, R. Schmitt, and C. Yuan, "Pseudo- differential vector signaling for noise reduction in single-ended signaling systems," Designcon, 2009.

[23] P. Orlik and H. Terao. Arrangements of Hyperplanes. Springer Verlag, 1992. Number 300 in Grundlehren der mathmetischen Wissenschaften.

[24] V. Parthasaraty, "PAM4 digital receiver performance and feasibility," IEEE 802.3bj meeting, 2012 (http://www.ieee802.org/3/bj/public/jan12/parthasarathy_01_0112.pdf)





[25] D.V. Perino and J.B. Dillon, "Apparatus and method for multilevel signaling," U.S. Patent no. 6,005,895.

[26] J.W. Poulton, S. Tell, and R. Palmer, "Multiwire differential signaling," University of North Carolina-Chapel Hill, 2003.

[27] A. Shokrollahi, "Vector signaling codes with reduced receiver complexity," U.S. Patent application no. 14/313966.

[28] A. Shokrollahi, "Vector signaling codes with high pin-efficiency and their applications to chip-to-chip communications and storage," U.S. Patent application no. 14/612252.

[29] A. Shokrollahi and R. Ulrich, "Vector signaling codes with increased signal to noise characteristics," U.S. Patent application no. 62/015172.

[30] A. Shokrollahi et al., "A Pin-Efficient 20.83 Gb/s/wire 0.94 pJ/bit Forwarded Clock CNRZ-5 coded Serial Link up to 12mm for MCM Packages in 28nmTechnology," ISSCC 2016.

[31] A. Singh et al., "A pin- and power-efficient low-latency 8-to-12Gb/s/wire 8b8w- coded SerDes link for high-loss channels in 40nm technology," ISSCC 2014, pp. 442–443.

[32] J. Poulton, W.J. Dally, , X. Chen, J.G. Eyles, Th.H. Greer, S.G. Tell, J.M. Wilson, and C.Th. Gray, "A 0.54 pJ/b 20 Gb/s ground-referenced single-ended short- reach serial link in 28 nm CMOS for advanced packaging applications," JSSC, vol. 48, pp. 3206–3218, 2013.





ANDOU BUS

[33] D. Slepian, "Permutation modulation," Proc. IEEE, vol. 53, pp. 228–236, 1965.

[34] D. Stauffer, J. Trinko-Mechler, M.A. Sorna, K. Dramstad, C.R. Ogilvie, A. Mohammad, and J.D. Rockrohr. "High Speed SerDes Devices and Applications." Springer Verlag, 2009.

[35] V.M. Stojanovic, A. Amirkhany, and J. Zerbe, "Multi-tone system with oversampled precoders," U.S. Patent no. 7,817,743.

[36] A. Tajalli, H. Cronie, and A. Shokrollahi, "Methods and circuits for efficient processing and detection of balanced codes," U.S. Patent no. 8,593,305.

[37] Th. Toifl, C. Menolfi, M. Ruegg, R. Reutemann, P. Buchmann, M. Kossel, T. Morf, J. Weiss, and M.L. Schmatz, "A 22-Gb/s PAM-4 receiver in 90-nm CMOS SOI technology," JSSC, vol. 41, pp. 954–965, 2006.

[38] R. Ulrich, "Multilevel driver for high speed chip-to-chip communications," U.S. patent application no. 14/315,306.

[39] G.A. Wiley, "Three phase and polarity encoded serial interface," U.S. Patent no. 8,472,551.

[40] L. Yang and J. Armstrong, "Oversampling to reduce the effect of timing jitter on high speed OFDM systems," IEEE Communication Letters, vol. 14, pp. 196–198, 2010.

[41] S. Zogopoulos and W. Namgoong, "High-Speed Single-Ended Parallel Link Based on Three-Level Differential Encoding", JSSC, Vol. 44, pp. 549-557, 2009.



ANDOU BUS