This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
en:group:members:anant [2016/06/24 11:49]
en:group:members:anant [2018/03/19 09:48] (current)
Line 46: Line 46:
 state                : past state                : past
 table              : members table              : members
 +Summary : Anant joined ALGO in Oct 2010 to work on implementation of power efficient signaling methods for chip to chip communication. Prior to joining ALGO, Anant was a Product Design Manager at [[http://​www.z-ram.com|Innovative Silicon'​s]] R&D offices at Lausanne where he led the development of micro-architecture and design of Z-RAM IP (1T cell, floating body) based memory solutions for L3 cache in AMD's lead microprocessors and Hynix'​s DDR3 based DRAM products. Anant worked at Intel Corp from 1999 to 2005 in Portland, Oregon as a senior member of the technical staff on several generations of Pentium and Core-duo processors.Anant received his M.S.E.E. degree from University of Washington, Seattle in 1998.He is now VP of Engineering at [[http://​www.kandou.com|Kandou Bus]].
 ---- ----